IFW

**PATENT** 

## THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Teck Kheng Lee

Serial No.: 10/829,647

Filed: April 22, 2004

For: METHODS FOR ASSEMBLY AND

PACKAGING OF FLIP CHIP

CONFIGURED DICE WITH INTERPOSER

Confirmation No.: 6967

Examiner: P. Perkins

Group Art Unit: 2822

Attorney Docket No.: 2269-4974.1US

(00-0693.01/US)

## CERTIFICATE OF MAILING

I hereby certify that this correspondence along with any attachments referred to or identified as being attached or enclosed is being deposited with the United States Postal Service as First Class Mail on the date of deposit shown below with sufficient postage and in an envelope addressed to the Mail Stop Amendment, Commissioner for Patents, P.O. Box\_1450. Alexandria, VA 22313-1450.

Signature

Joseph A. Walkowski Name (Type/Print)

August 10, 2006

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In compliance with the duty to disclose information material to patentability pursuant to 37 C.F.R. § 1.56, it is respectfully requested that this Supplemental Information Disclosure Statement be entered and the documents listed on the attached Form PTO/SB/08B be considered by the Examiner and made of record. Copies of any cited foreign patents, publications, or pending unpublished U.S. applications are enclosed pursuant to 37 C.F.R. § 1.98(a)(2).

In accordance with 37 C.F.R. § 1.97(g) and (h), filing of this Supplemental Information Disclosure Statement is not to be construed as a representation that a search has been made or an admission that the information cited herein is, or is considered to be, material to patentability as defined in 37 C.F.R. § 1.56(b). Further, no representation is made by Applicants herein that no other possible material information as defined in 37 C.F.R. § 1.56 (b) exists.

## Other Documents

XIAO et al., "Reliability Study and Failure Analysis of Fine Pitch Solder-Bumped Flip Chip on Low-Cost Flexible Substrate without Using Stiffener," IEEE, 2002. Proceedings 52nd, 28-31 May 2002, pp. 112-118.

XIAO et al., "Reliability Study and Failure Analysis of Fine Pitch Solder Bumped Flip Chip on Low-Cost Printed Circuit Board Substrate," IEEE, 2001, Electronic Components and Technology Conference, 8 pages.

Applicants offer to supply any explanation or discussion of the documents which the Examiner feels is necessary or desirable and which is requested.

This Supplemental Information Disclosure Statement is filed after the mailing date of the first Office Action on the merits.

The fee pursuant to 37 C.F.R. § 1.17(p) is enclosed.

Respectfully submitted,

Joseph A. Walkowski Registration No. 28,765 Attorney for Applicant

Attorney for Applicant TRASKBRITT

P.O. Box 2550

Salt Lake City, Utah 84110-2550

Telephone: 801-532-1922

Date: August 10, 2006

JAW/dn:slm

Enclosures: Form PTO/SB/08B (1 page)

Cited Non-U.S. Patent Documents (2 documents)

Check No. 9974 in the amount of \$180.00

Document in ProLaw

PTO/SB/08B(10-03)

Approved for use through 7/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

aperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

## Substitute for form 1449APTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

of

Sheet

Complete if Known			
Application Number	10/829,647		
Filing Date	April 22, 2004		
First Named Inventor	Teck Kheng Lee		
Group Art Unit	2822		
Examiner Name	P. Perkins		
Attorney Docket Number	2269-4974.1US (00-0693.01/US)		

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		XIAO et al., "Reliability Study and Failure Analysis of Fine Pitch Solder-Bumped Flip Chip on Low-Cost Flexible Substrate without Using Stiffener," IEEE, 2002. Proceedings 52nd, 28-31 May 2002, pp. 112-118.	
		XIAO et al., "Reliability Study and Failure Analysis of Fine Pitch Solder Bumped Flip Chip on Low-Cost Printed Circuit Board Substrate," IEEE, 2001, Electronic Components and Technology Conference, 8 pages.	
<u>.</u> .			

Examiner	Date	
Signature	Considered	

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

<sup>&</sup>lt;sup>1</sup> Unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.